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Abstract—Economical hardware often uses a FiXed-point
Number System (FXNS), whose constant absolute precision is
acceptable for many signal-processing algorithms. The almost-
constant relative precision of the more expensive Floating-Point
(FP) number system simplifies design, for example, by eliminating
worries about FXNS overflow because the range of FP is much
larger than FXNS for the same wordsize; however, primitive
FP introduces another problem: underflow. The conventional
Signed Logarithmic Number System (SLNS) offers similar range
and precision as FP with much better performance (in terms of
power, speed and area) for multiplication, division, powers and
roots. Moderate-precision addition in SLNS uses table lookup
with properties similar to FP (including underflow). This paper
proposes a new number system, called the Denormal LNS
(DLNS), which is a hybrid of the properties of FXNS and SLNS.
The inspiration for DLNS comes from the denormal numbers
found in IEEE-754 (that provide better, gradual underflow) and
the µ-law often used for speech encoding; the novel DLNS circuit
here allows arithmetic to be performed directly on such encoded
data. The proposed approach allows customizing the range in
which gradual underflow occurs. A wide gradual underflow range
acts like FXNS; a narrow one acts like SLNS. Simulation of
an FFT application illustrates a moderate gradual underflow
decreasing bit-switching activity 15% compared to underflow-
free SLNS, at the cost of increasing application error by 30%.
DLNS reduces switching activity 5% to 20% more than an
abruptly-underflowing SLNS with one-half the error. Synthesis
shows the novel circuit primarily consists of traditional SLNS
addition and subtraction tables, with additional datapaths that
allow the novel ALU to act on conventional SLNS as well as
DLNS and mixed data, for a worst-case area overhead of 26%.
Keywords: Computer Arithmetic, Logarithmic Number Sys-
tems (LNS), underflow, denormal.
I. INTRODUCTION
Designers of application-specific systems often have knowl-
edge about their numeric requirements, which can be satis-
fied with more economical arithmetic circuits than found in
general-purpose systems. This has given rise to a variety of
special-purpose number systems, that have certain advantages
in application-specific systems. For example, designers may
know that most numbers processed by the application fall
within a certain range; neglecting an occasional small number
that underflows this range gives only a small error acceptable
to the application. This paper considers a new number sys-
tem, which combines features of several well-known number
systems, to give application-specific designers new options for
dealing with such situations, particularly in applications like
signal-processing.
In computer arithmetic, a representation (denoted in upper-
case: X) is a finite vector of bits that represents a numeric
value in a particular number system. The value (lowercase x)
is a real number that may be approximated by X . There is a
particular real, x¯, that X represents exactly. Other values of
x in the neighborhood of x¯ use the same representation. The
resulting error can be measured in bits of absolute error (1),
or in bits of relative error (2):
ea = log2 |x− x¯| (1)
er = log2
(∣∣∣∣x− x¯x¯
∣∣∣∣) = log2 |1− x/x¯|. (2)
The simplest number system of this kind is the fixed-point
number system, in which X consists of a signed integer XF
that is scaled by 2F to provide a constant F bits of absolute
precision:
x¯ = XF · 2−F . (3)
Many problems perform better when the relative precision
is held constant. Binary floating-point number systems provide
nearly constant relative precision by providing
x¯ = (−1)XSXM2XE (4)
where X is subdivided into three parts: the sign (XS ∈ {0, 1}),
the fixed-point mantissa (1 ≤ XM < 2) and the integer
exponent XE = blog2 |x|c). The choice of these fields impacts
the quality of the floating-point system. Using hidden-bit nor-
malization, there can be an assumed 1 in XM = 1+XF ·2−F .
Because of the finite size of X , there are upper and lower
bounds on the exponent, L ≤ XE < U , which determines the
dynamic range, 2L ≤ x¯ < 2U .
To overcome incompatibility caused by different manufac-
turer’s arbitrary choices for XM and XE , a formal standard for
binary floating-point, IEEE-754 [15], was adopted quickly in
the 1980s by all manufacturers, and was revised in 2008 [16].
IEEE-754 uses single (32-bit X , F = 23, L = −126 and
U = 128) and double (64-bit X , F = 52, L = −1022 and
U = 1024) precision, named Binary32 and Binary64, respec-
tively, in the 2008 standard, with hidden-bit normalization.
IEEE 754 actually encodes XE with a biased exponent, but
that is irrelevant for the discussion of what values can be
represented.
One of the features introduced in IEEE 754, which was
controversial at the time, is gradual underflow, sometimes
called subnormals or denormals. Prior to IEEE 754, most
floating points left a gap between the smallest representable
positive number, 2L, and zero. There would be a similar gap on
the negative side. To fill this gap, IEEE 754 defines a special
case (signaled here by XE = L− 1) where an unnormalized
XM = XF ·2−F has the same meaning as a fixed point value
between zero and 2L, in other words:
x¯ = (−1)XSXM2L−1 (5)
when XE = L− 1. The value +0.0 is then not a unique case,
but rather just the nonnegative subnormal with the smallest
absolute value, defined by XM = 0 and XS = 0. IEEE 754
requires a distinct representation of −0.0, similarly defined as
the subnormal with XM = 0 and XS = 1.
In 1975, Swartzlander and Alexopoulos [27] proposed the
Signed Logarithm Number System (SLNS), which represents
the magnitude of values with their base-b logarithms and a
concatenated sign bit. SLNS represents a real number, x, using
a sign bit, XS , and a finite approximation to the logarithm of
the absolute value, XL = Q(2F · logb |x|)/2F , where F is
the precision and Q is a quantization function whose output
(defining a particular rounding mode) is an integer that fits
within the finite word. A given SLNS representation, defined
by XS and XL, maps into the exact value
x¯ = (−1)XS · bXL . (6)
With the typical choice of b = 2 and a symmetrical range
of exponents (L ≈ −U ), the dynamic range (including
non-denormal underflow) is similar to floating point, since
L ≤ XL < U . SLNS keeps this logarithmic representation
during all computation (including addition). When precision
requirements are low to moderate and multiplication is more
frequent than addition, SLNS is more cost effective than
floating point. The simplest definition of SLNS excludes
representing an exact zero; a special bit may be included to
allow for this at some extra hardware cost.
An isomorphic definition of SLNS [23] uses integer powers
of the smallest value greater than 1.0 that is exactly repre-
sentable, β = b2
−F
. With either definition, the relative spacing
between SLNS points is β, and with faithful rounding [3] when
|x| is larger than |x¯|, |x/x¯| ≤ β. The relative precision is 1−β
and from (2), the number of bits of relative precision will be
the constant log2(1− β) ≈ F .
Multiplication and division are straightforward in SLNS.
Since the values are already represented as logarithms, a sim-
ple addition or subtraction computes the product or quotient,
together with an exclusive OR to find the sign. Although it
makes multiplication and division easy, SLNS makes addition
and subtraction more difficult than fixed point. The manual
algorithm for logarithmic addition was first described by
Leonelli and popularized by Gauss in the early nineteenth cen-
tury [14]. Swartzlander et al. [27], [26] and others [19], [12]
reconsidered these algorithms and found them quite attractive
in light of the technology available for digital signal processing
in the 1970s. Beyond simple table lookup, several implemen-
tations [21], [8], [7], [6] have provided SLNS arithmetic with
increased performance and reduced implementation cost. In
particular SLNS appears to offer reduced power consumption
in many applications [25], [23]. Successful applications have
included massive scientific simulation [24], Hidden-Markov
Models (HMM) [28], and music synthesis [20]. The European
Logarithmic Microprocessor (ELM) [9] provides dual SLNS
ALUs that implement the Gauss/Leonelli algorithm in 0.18
µm 125MHz hardware. More recently, advances in FPGA [13]
and cotransformation [17] implementations of SLNS allow
higher-precision applications to be affordable. Logarithmic
arithmetic has generalizations in the complex numbers [4] and
quaternions [5].
The Gauss/Leonelli addition algorithm requires computing
one of the two following functions. When the signs of the
numbers to be added are the same, the hardware computes
sb(z) = logb(1 + b
z).
For all possible z, 0 < sb(z). For z > 0, sb(z) ≥ z. It is
not necessary for the hardware to deal with both positive and
negative z since
sb(z) = sb(−z) + z. (7)
When the signs of the numbers are different, the hardware
computes
db(z) = logb
∣∣1− bz∣∣. (8)
For z ≥ logb(2), 0 ≤ db(z) < z. Analogously to sb,
db(z) = db(−z) + z. (9)
There is a point, E0 ≈ F , known as the essential zero, for
z < −E0 where sb(z) < 2−F and db(z) < 2−F , in other
words, the quantized values are zero. From (7) and (9), there
is a similar essential-identity property (sb(z) ≈ db(z) ≈ z) for
z > E0
Given x¯ represented as XS and XL, and y¯ represented as YS
and YL, there are two cases for SLNS addition. If XS = YS ,
x¯+ y¯ = (−1)RS · (bXL + bYL)
= (−1)RS · (bXL · (1 + bYL/bXL))
= (−1)RS · bRL ,
where the actual computation performed by the hardware is
RL = XL + sb(YL −XL). (10)
If XS 6= YS , the hardware does a similar computation,
TL = XL + db(YL −XL). (11)
(The variables P ... T will be reserved for results in this paper.)
The sign of the result (RS or TS) is simply the sign of the
larger of the input arguments.
An earlier attempt to incorporate denormals into SLNS [2]
is quite different than what is proposed in this paper. Arnold
et al. [2] treat denormals specially and use over a dozen cases
to consider operands and results of different magnitudes. In
contrast, the novel representation proposed here may accom-
plish similar gradual underflow using simple algorithms that
do not explicitly refer to the magnitude of the operands or
results. The simple algorithms proposed here will be much
more efficient than those of [2] in a software-based gradual-
underflow implementation (for instance, on the the ELM [9],
[17], a microprocessor that provides hardware for SLNS-
without-denormals). Furthermore, while [2] only applies to
denormals patterned after IEEE-754, the novel approach in
this paper suggests a range of denormal representations (from
one similar to IEEE-754 to a fully-denormal one similar to the
µ-law for speech encoding [30]).
Section II describes the novel DLNS representation and
gives options for how addition may be performed. Section III
considers simplifications possible when not all operands are
given in DLNS. Section IV presents a simple model for DLNS
error, and observes this model roughly predicts the errors we
observe with actual DLNS arithmetic in simulation of a typical
application, the Fast Fourier Transform (FFT). This section
also reports DLNS may reduce bit-level switching activity (and
therefore power consumption) for the FFT. Section V presents
synthesis results for the preferred circuit. Section VI presents
conclusions.
II. DLNS ADDITION
The Denormal Logarithmic Number System (DLNS) uses
x¯ = (−1)XS · (bXD − bJ) , (12)
where J ≤ XD < U and J ≤ 0 is an integer constant for
implementation convenience. Notice that, unlike simple SLNS,
DLNS does not need a special bit to represent zero exactly, but
rather uses XD = J . DLNS has some similarity to redundant
LNS [1] and multi-dimensional LNS [22] that involve a defi-
nition with addition/subtraction of two exponentials; however
unlike those systems, in DLNS one of the exponentials is a
constant. The choice of the constant J in (12) is arbitrary; a
large negative J restricts the denormal behavior to values close
to zero (analogous to IEEE-754); J near 0 makes DLNS like
FXNS.
Compared to the symmetrical SLNS representation, where
L ≤ XL < U , DLNS (with the choice of J = 0 in (12))
typically requires one fewer bit than SLNS. DLNS does this
at the cost of reducing the relative precision for values near
zero. In effect, values near zero are represented with F -bit
absolute precision (similar to FXNS); values far from zero are
represented with F -bit relative precision (similar to FP and
conventional SLNS).
This section describes cases when all the inputs and outputs
are in pure-DLNS format. The next section will consider how
the cases simplify when some of the inputs are not in pure-
DLNS format. The problem of DLNS addition is to find the
closest representation to
x¯+ y¯ = (−1)XS · (bXD − bJ) + (−1)YS · (bYD − bJ) .
Just as with conventional SLNS, the hardware has to deal with
two cases, a) when the signs of x¯ and y¯ are the same, and b)
when the signs are different (in other words, XS = YS and
XS 6= YS).
A. Same Signs
Suppose x¯ and y¯ have the same sign. The sign of the result,
RS = XS = YS , will be the same, which allows the sign to be
factored out of the computation of the magnitude of the result.
There are two alternative ways to derive the computation that
the DLNS hardware performs. The first of these performs the
addition first, and then converts this back to the DLNS format:
x¯+ y¯ = (−1)RS · (((bXD + bYD )− bJ)− bJ)
= (−1)RS · ((bXD (1 + bYD/bXD )− bJ)− bJ)
= (−1)RS ·
(
(blogb(b
XD (1+bYD/bXD ) − bJ)− bJ
)
= (−1)RS ·
(
(bXD+sb(YD−XD) − bJ)− bJ
)
= (−1)RS · (bRD − bJ)
where the actual computation performed by the hardware in
this case,
RD = logb(b
XD+sb(YD−XD) − bJ)
= J + db(XD + sb(YD −XD)− J), (13)
uses both sb and db. The commutativity of addition allows
interchanging XD and YD and we can make the argument to
db positive. If XD > E0 + J ≈ F + J , we know (since sb is
always positive) that XD+sb(YD−XD)−J > E0 and that the
db is an essential identity. In that case, this leaves RD = J +
XD+sb(YD−XD)−J = XD+sb(YD−XD), in other words,
the standard SLNS addition algorithm. Just like IEEE-754 (or
the messy LNS algorithms in [2] inspired by it), the simple
algorithm (13) maintains constant relative precision, except for
gradual underflow of “tiny” numbers. The distinction here is
that the definition of “tiny” is user configurable with the choice
of F and J .
The alternative approach (still for the case when the signs
of x¯ and y¯ are the same) converts one of the representations
to SLNS before performing the addition:
x¯+ y¯ = (−1)RS · ((bXD − bJ) + (bYD − bJ))
= (−1)RS · ((bXD + (bYD − bJ))− bJ)
= (−1)RS ·
(
bR
′
D − bJ
)
where the actual computation performed by the hardware in
this case is
R′D = logb((b
XD + (bYD − bJ))
= XD + sb(J + db(YD − J)−XD). (14)
(14) also uses both sb and db, although in the opposite order
from (13). The argument to db is positive, unless YD = J
(which represents y¯ = 0.0). Since db has a singularity, the
hardware that computes (14) must return R′D = XD in that
case. By similar reasoning as with the other alternative, if
YD > E0 + J ≈ F + J , (14) reduces to the standard
SLNS addition algorithm. Given that in DLNS, XD ≥ J and
YD ≥ J , the two alternatives produce the same result in all
cases, RD = R′D, assuming that sb and db could be computed
precisely.
B. Different Signs
The other case for DLNS addition we must consider is when
x¯ and y¯ have different signs. The sign of the result, TS , will
be the sign of the larger value, which we will assume is x¯,
i.e., TS = XS and YS will be the opposite of TS . Again,
there are two ways to derive the computation carried out by
the hardware. We could perform the addition of opposite signs
(i.e., subtraction of absolute values) first, and then convert this
back to the DLNS format:
x¯+ y¯ = (−1)TS · ((bXD − bJ)− (bYD − bJ))
= (−1)TS · ((bXD − bYD + bJ)− bJ)
= (−1)TS · ((bXD |1− bYD/bXD |+ bJ)− bJ)
= (−1)TS ·
(
(blogb(b
XD |1−bYD/bXD |) + bJ)− bJ
)
= (−1)TS ·
(
(bXD+db(YD−XD) + bJ)− bJ
)
= (−1)TS · (bTD − bJ)
where the actual computation performed by the hardware in
this case is
TD = logb(b
XD+db(YD−XD) + bJ)
= J + sb(XD + db(YD −XD)− J). (15)
If XD > E0 +J ≈ F +J , (15) reduces to the standard SLNS
algorithm for absolute subtraction.
The other alternative for differing signs is:
x¯+ y¯ = (−1)TS · ((bXD − bJ)− (bYD − bJ))
= (−1)TS · (|(bXD + bJ)− bYD | − bJ)
= (−1)TS ·
(
bYD)|1− b(J+sb(XD−J))/bYD | − bJ
)
= (−1)TS ·
(
bT
′
D − bJ
)
where the actual computation performed by the hardware in
this case,
T ′D = YD + db(J + sb(XD − J)− YD), (16)
is similar to R′D, except the roles of XD and YD as well as
sb and db have interchanged. Assuming that sb and db could
be computed precisely, TD = T ′D. From the above, there are
four alternative combinations (RD/TD, RD/T ′D, R
′
D/TD or
R′D/T
′
D) of hardware possible.
III. MIXED DLNS OPERATIONS
It is apparent from the previous section that DLNS addition
involves conversion of one number (either one of the operands
or the result) from DLNS format to the conventional SLNS
representation. If one of the operands is already available in
SLNS format, the operations may simplify.
A. DLNS plus SLNS Add
Suppose that rather than to start with two given DLNS
inputs (XD and YD), the addition hardware inputs are XD
and YL, the latter being the conventional SLNS representation
of y¯. The desired result is then simpler for the XS = YS case,
x¯+ y¯ = (−1)RS · ((bXD − bJ) + bYL)
= (−1)RS · (bXD + bYL)− bJ
= (−1)RS ·
(
bR
′
D − bJ
)
,
as is the actual computation performed by the hardware,
R′′D = logb(b
XD + bYL) = XD + sb(YL −XD). (17)
More importantly, this (DLNS+SLNS yields DLNS) case is
identical to what would have happened for the conventional
(SLNS+SLNS yields SLNS) case.
In a similar way, when XS 6= YS , the hardware computation
for the DLNS+SLNS yields DLNS case is:
T ′′D = XD + db(YL −XD). (18)
This also identical to what would have happened for the con-
ventional (SLNS+SLNS yields SLNS) case when XS 6= YS .
B. DLNS by SLNS Multiply
Multiplication of two DLNS values is a difficult operation
involving conversion of both operands; it is better if one
of the operands can already be in SLNS format. In many
signal-processing systems, the multiplier is either constant or
is reused many times (and may be brought into a register). As
with SLNS, the sign of the product is simply the exclusive OR
or the input sign bits. Assuming WL is the SLNS multiplier,
and YD is the DLNS multiplicand,
|w¯ · y¯| = bWL (bYD − bJ)
= bWLbJ+db(YD−J) + bJ − bJ
=
(
bWL+J+db(YD−J) + bJ
)
− bJ
= bPD − bJ
where the hardware computation,
PD = J + sb(WL + db(YD − J)) (19)
seems similar to the computations required for DLNS+DLNS
yields DLNS cases described in Section II.
C. A combined DLNS/SLNS ALU
The similarity of (19) to the computations in Section II
suggests that a single ALU design could have the ability
to perform pure-DLNS addition/subtraction, DLNS-by-SLNS
multiplication, as well as pure-SLNS addition/subtraction.
Trying to combine all of these into a single circuit will suggest
that some of the alternatives described in Section II are less
efficient than others. For example, when merging R and T ′
into a single circuit, it is not possible to implement (19) easily
with that circuit. The R/T and R′/T ′ combinations have an
undesirable structure (sb and db units whose inputs and outputs
are connected to multiplexors with the complication that one
input of each input multiplexor is connected to the output
multiplexor). This statically appears to be a feedback path
Fig. 1. DLNS ALU.
TABLE I
VALUE OF CONTROL SIGNALS AS A FUNCTION OF THE DESIRED OUTPUT.
“X” STANDS FOR ANY VALUE (don’t care).
Signal R′D TD R
′′
D T
′′
D PD
a 0 1 1 1 0
b 0 0 X X 1
c - + X X +
d 2 2 0 1 2
e 1 1 1 0 1
f 1 0 1 1 0
requiring a register, although dynamically it resolves to be
combinatorial logic (rather like the behavior of an end-around-
carry adder). While these R/T or R′/T ′ circuit combinations
could work, the false path will complicate use of synthesis
tools. This leaves the preferred combination of R′ from (14)
and T from (15), which is implemented by the circuit in Figure
1. Table I gives the select inputs to the multiplexors that allow
this one circuit to compute R′, T , P , R′′ and T ′′.
D. DLNS by SLNS Multiply/Accumulate
The three-operand multiply-accumulate operation, w · y +
x, is common in many applications. In signal processing, it
frequently occurs in situations where the same w is used with
different values of x and y, suggesting w could be stored in
SLNS format, with x and y in DLNS format. In this case,
treating multiply-accumulate as an atomic operation (rather
than as a multiply followed by an addition) allows considerable
simplification:
|w¯ · y¯ + x¯| = bWL · (bYD − bJ) + (bXD − bJ)
=
(
bJ+WL+db(YD−J) + bXD
)
− bJ .
As with pure-DLNS addition, there are two cases, depending
on signs. If the sign of w¯ · y¯ is the same as the sign of x¯, the
result is
|w¯ · y¯ + x¯| = bXD ·
(
bJ+WL+db(YD−J)/bXD + 1
)
− bJ
= bPD − bJ ,
where the hardware computation is
P ′D = XD + sb(J +WL + db(YD − J)−XD). (20)
If the sign of w¯ · y¯ is different than the sign of x¯, the hardware
computation is
QD = XD + db(J +WL + db(YD − J)−XD). (21)
IV. ANALYSIS AND SIMULATION
Unlike SLNS, the relative precision in DLNS varies with
the magnitude of the value being represented in relation to the
designer’s choice of bJ . Given one exactly-represented-DLNS
point, |x¯|, the internal value processed by logarithmic hardware
would look like |x¯|+ bJ . Such internal hardware is subject to
the same relative spacing as conventional F -bit SLNS, and so
the value of the next larger exactly-represented-DLNS point
is β(|x¯|+ bJ)− bJ . From this we see the absolute spacing of
the adjacent points is (β − 1)(|x¯| + bJ) and for |x¯| ≥ bJ the
relative spacing is
(β − 1)(|x¯|+ bJ)
|x¯| . (22)
For |x¯| < bJ , DLNS naturally underflows to the representation
|x¯| = 0.0, and hence (22) is undefined.
The Fast Fourier Transform (FFT) is a common signal-
processing algorithm, often implemented with both fixed- and
floating-point arithmetic. It has also been extensively studied
in the context of SLNS [26], [18], [3], [13]. We implemented
an FFT using actual SLNS (with a wide enough dynamic
range that underflow does not occur) and our proposed DLNS
b = 2 arithmetics. Figure 2 shows the RMS error for a 64-
point radix-two FFT whose input is a real-valued 25% duty-
cycle square wave plus complex white noise. (We obtained
similar figures for larger size FFTs.) This code was simulated
100 times with different pseudo-random noise. Using the same
initial random data, the simulation computes several results:
a double precision result which, for practical purposes, is
regarded as “exact”; DLNS results for 8 ≤ F ≤ 13 and
−20 ≤ J ≤ 0; and SLNS results for 8 ≤ F ≤ 13, shown
in the last column. For J near 0, the RMS appears to depend
only on the choice of J . When J < −E0, the RMS for DLNS
appears asymptotic to the RMS for the F -bit underflow-free
SLNS.
For comparision, instead of a simple underflow-free SLNS,
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Fig. 2. 64-point FFT RMS using actual DLNS and SLNS arithmetic.
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Fig. 3. 64-point FFT RMS using abrupt-underflow SLNS arithmetic.
we modeled an SLNS which abruptly underflows at b−J .
Figure 3 shows the RMS error for the same FFT simulation
using this abrupt-underflow SLNS. The shape of the curves
in Figures 2 and 3 are similar, reaching similar asymptotes;
however, for J near zero, DLNS is two to three times more
accurate.
We also modeled the DLNS error mechanism more ab-
stractly by injecting noise into each double-precision-FFT step
from a random distribution whose width is given by (22).
Although Figure 4 is noisy and overestimates the error, it
appears similar to the actual simulation results in Figure 2,
suggesting (22) is a reasonable model for DLNS behavior.
In some applications, Paliouras and Stouraitis [25] have
shown SLNS reduces dynamic power consumption of mem-
ory accesses because of decreased switching activity on the
memory bus resulting from the compression inherent in the
logarithmic representation. To see whether DLNS has similar
advantages, we measured switching activity during the mem-
ory access pattern of our FFT simulation using actual DLNS
arithmetic, and also, for comparision, using SLNS arithmetic.
The data are plotted in Figure 5 as a percentage of SLNS
switching activity. As is most natural, Figure 5 uses two’s
complement integers to represent the DLNS XD and SLNS
XL. This means negative XD represents absolute values less
than 1 − bJ ; for J = 0, XD ≥ 0, which is significant since
one of the major causes of increased switching activity is
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Fig. 4. 64-point FFT RMS using random error model (22).
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Fig. 5. DLNS FFT Switching Activity (% SLNS) using Two’s Complement
XD .
alternating between positive and negative two’s complement
values in memory. Values of J near zero offer up to 15%
reduction in switching activity; J = −F yields a 3% reduction
in switching activity. As J moves further away from zero, the
switching activity becomes similar to SLNS.
An alternative to two’s complement negative XD is to use
an offset (by J) representation for XD, analogous to how
IEEE-754 exponents are encoded. Figure 6 shows this offers
switching reduction over a wide range of J . It reaches 15%
reduction for J = −8, F = 8 and nearly 25% reduction for
J = 1, F = 8. It is also possible to use offset representa-
tion for abrupt-underflow SLNS. Figure 7 shows this offers
less switching reduction (around 10%) than DLNS, and, as
described earlier, this comes at a cost of greater RMS error
than DLNS.
To measure software-implementation cost, a 32-bit (F =
23) C++ implementation of abrupt-underflow LNS (using
interpolation and cotransformation with range and precision
comparable to IEEE-754 single precision) was extended to
DLNS using R and T . A simple computation (Taylor series for
e ·2k, where −45 ≤ k ≤ −25) was benchmarked on a 1.3GHz
Core 2 Duo, using g++ and Microsoft compilers. DLNS only
adds around 16% overhead with purely normal data, because
these pass through the extra sb or db as essential identities. As
k moves into the denormal range, the speed of DLNS can be
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Fig. 6. DLNS FFT Switching Activity (% SLNS) using Offset XD .
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Fig. 7. Abrupt-Underflow SLNS FFT Switching Activity (% SLNS) using
Offset XL.
as much as 2.5 times slower than LNS. This benchmark also
allows comparison of errors between FP, LNS and DLNS. As
k decreases, FP and DLNS errors are very similar (gradually
increasing). In contrast, LNS experiences large errors when 2k
underflows.
V. SYNTHESIS
We implemented two versions of the proposed DLNS/SLNS
ALU designs inside the FloPoCo arithmetic core generator
framework. FloPoCo [10] is a software tool that automatically
generates arithmetic cores in synthesizable VHDL. It includes
support for SLNS arithmetic. Our first ALU implementation
computes T,R′, R′′D, T
′′
D and PD, and our second implementa-
tion additionally supports multiply-accumulate operations P ′D
and QD. We leverage the implementations of sb and db that
FloPoCo provides for SLNS. The implementation of sb is
based on an optimized polynomial evaluator [11] and db is
evaluated using co-transformation [4].
We synthesized both units for a Xilinx Virtex-4 LX-25
FPGA using the Xilinx ISE 12.3 synthesis toolchain. Table
II shows the area in FPGA slices and DSP blocks and the
combinatorial latency in nanoseconds, for various precisions.
These results are compared with the resources taken by sb and
db alone, a valid point of comparison for typical applications
where the signs of numbers are not known. As can be seen, sb
and db account for most of the area and delay. The overheads
added by the combined ALU and multiply-accumulate ALU
over a conventional SLNS ALU are respectively 26% and 43%
in the worst case (for F = 10).
VI. CONCLUSIONS
This paper has introduced the Denormal Logarithmic Num-
ber System (DLNS), which is a hybrid of the properties of
FXNS and SLNS. The proposed algorithms are characterized
in terms of base (typically b = 2), precision (F ) and a new
design parameter, J , which allows customizing the range in
which gradual underflow occurs. J = 0 gives a wide gradual
underflow range that makes DLNS act like FXNS (and like
the µ law which inspired DLNS); J < −F gives a narrow
gradual underflow range that makes DLNS act like SLNS
(and like the IEEE-754 standard which also inspired DLNS).
Simulation of an FFT application illustrates J ≈ 0 decreases
bit-switching activity 15% with a two’s complement encoding
and nearly 25% with an offset representation; however, this
causes significant increase in RMS error. A choice of J = −F
provides a balanced design point, decreasing bit-switching
activity by 15% with an offset representation at the cost of a
30% increase in RMS error. DLNS reduces switching activity
5% to 20% more than an abruptly-underflowing SLNS with
around one-half the RMS error. The majority of the area of
the synthesized DLNS circuit is for traditional SLNS addition
and subtraction tables; only a small area is used for the novel
datapaths that allow the ALU to act on conventional SLNS as
well as DLNS and mixed data.
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